z-logo
open-access-imgOpen Access
A Power Management Unit with Continuous Co-Locking of Clock Frequency and Supply Voltage for Dynamic Voltage and Frequency Scaling
Author(s) -
Jeabin Lee,
Byeong-Gyu Nam,
Seong-Jun Song,
Namjun Cho,
Hoi-Jun Yoo
Publication year - 2007
Publication title -
2007 ieee international symposium on circuits and systems (iscas)
Language(s) - English
Resource type - Conference proceedings
eISSN - 2158-1525
pISSN - 0271-4302
ISBN - 1-4244-0921-7
DOI - 10.1109/iscas.2007.378516
Subject(s) - components, circuits, devices and systems , communication, networking and broadcast technologies , engineered materials, dielectrics and plasmas
A power management unit (PMU) architecture is proposed for the domain-specific low power management with dynamic voltage and frequency scaling. The PMU continuously co-locks and dynamically varies the supply voltage and the clock frequency from 89 MHz to 200 MHz and from 1.0V to 1.8V, respectively, in less than 40μs. A 32bit RISC processor is used as power management target device. The PMU, 0.36mm 2 with 0.18-μm CMOS process, consumes 5mW, and shows -100dBm/Hz phase noise of clock and 160mV load regulation of supply voltage with 100mA load current from the load, RISC processor.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom