z-logo
open-access-imgOpen Access
Reducing fault latency in concurrent on-line testing by using checking functions over internal lines
Author(s) -
Irith Pomeranz,
Sudhakar M. Reddy
Publication year - 2004
Publication title -
19th ieee international symposium on defect and fault tolerance in vlsi systems, 2004. dft 2004. proceedings.
Language(s) - English
DOI - 10.1109/dft.2004.50
We describe a method to reduce the fault latency, i.e., the time it takes to detect a fault after it occurs, during concurrent on-line testing. A high fault latency can negatively affect the fault coverage in various ways. The fault latency is reduced by using what we call checking functions. A checking function cf/sub i/ expresses the function of a line g/sub i/ in the circuit as a function of one or more other lines. During concurrent on-line testing, the value of g/sub i/ is compared to the value of cf/sub i/. A mismatch indicates the presence of a fault. The advantage of checking functions is that they only use lines that already exist in the circuit. We demonstrate that benchmark circuits have large numbers of checking functions to choose from. We also demonstrate the increase in fault coverage and the reductions in fault detection times possible by using checking functions.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom