z-logo
open-access-imgOpen Access
State encoding of large asynchronous controllers
Author(s) -
Josep Carmona,
Jordi Cortadella
Publication year - 2006
Publication title -
proceedings - acm ieee design automation conference
Language(s) - English
Resource type - Conference proceedings
SCImago Journal Rank - 0.518
H-Index - 119
ISSN - 0738-100X
DOI - 10.1109/dac.2006.229414
Subject(s) - petri net , encoding (memory) , computer science , asynchronous communication , sequential logic , state (computer science) , electronic circuit , logic synthesis , signal (programming language) , asynchronous circuit , signal flow graph , logic gate , theoretical computer science , algorithm , engineering , programming language , clock signal , artificial intelligence , computer network , synchronous circuit , jitter , electrical engineering , telecommunications

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom