Exploiting forwarding to improve data bandwidth of instruction-set extensions
Author(s) -
R. Jayaseelan,
Haibin Liu,
T. Mitra
Publication year - 2006
Publication title -
proceedings - acm ieee design automation conference
Language(s) - English
Resource type - Conference proceedings
SCImago Journal Rank - 0.518
H-Index - 119
ISSN - 0738-100X
DOI - 10.1109/dac.2006.229174
Subject(s) - operand , computer science , register file , instruction set , parallel computing , pipeline (software) , compiler , pipeline transport , instruction scheduling , instruction level parallelism , reduced instruction set computing , encoding (memory) , instructions per cycle , computer architecture , operating system , central processing unit , schedule , parallelism (grammar) , dynamic priority scheduling , two level scheduling , artificial intelligence , environmental engineering , engineering
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom