Multi-profile instruction based compression
Author(s) -
Eduardo Braulio Wanderley Netto,
Rodolfo Azevedo,
Paulo Centoducatte,
Guido Araujo
Publication year - 2004
Publication title -
16th symposium on computer architecture and high performance computing
Language(s) - English
DOI - 10.1109/cahpc.2004.26
Code compression has been used to minimize the memory area requirement of embedded systems. Recently, performance improvement and energy consumption reduction are observed as a by-product of compression. In this paper we propose a novel technique for efficiently exploring the trade-offs involved in code compression. Our multiprofile approach to build dictionaries combines the best features of both static and dynamic program behaviors. The experiments with Mediabench and MiBench suites and the Leon (SPARCv8) processor reveal a compression ratio as low as 71% while performance speed-up reaches 1.5.
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom