z-logo
open-access-imgOpen Access
Analog architectures for neural network acceleration based on non-volatile memory
Author(s) -
T. Patrick Xiao,
Christopher H. Bennett,
Ben Feinberg,
Sapan Agarwal,
Matthew Marinella
Publication year - 2020
Publication title -
applied physics reviews
Language(s) - English
Resource type - Journals
ISSN - 1931-9401
DOI - 10.1063/1.5143815
Subject(s) - computer science , computer architecture , artificial neural network , overhead (engineering) , implementation , deep learning , memory hierarchy , artificial intelligence , computer engineering , embedded system , parallel computing , programming language , cache

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom