z-logo
open-access-imgOpen Access
A high resolution time-to-digital-convertor based on a carry-chain and DSP48E1 adders in a 28-nm field-programmable-gate-array
Author(s) -
Xi Qin,
Mingdong Zhu,
Wenzhe Zhang,
Yiheng Lin,
Ying Rui,
Xing Rong,
Jiangfeng Du
Publication year - 2020
Publication title -
review of scientific instruments
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.605
H-Index - 165
eISSN - 1089-7623
pISSN - 0034-6748
DOI - 10.1063/1.5141391
Subject(s) - field programmable gate array , time to digital converter , adder , gate array , linearity , computer science , differential nonlinearity , channel (broadcasting) , computer hardware , picosecond , sampling (signal processing) , chip , resolution (logic) , electronic engineering , cmos , physics , jitter , optics , detector , telecommunications , engineering , laser , artificial intelligence , clock signal

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom