z-logo
open-access-imgOpen Access
16×16 fast signed multiplier using Booth and Vedic architecture
Author(s) -
L. Z. Shing,
Razaidi Hussin,
Afzan Kamarudin,
S. N. Mohyar,
S. Taking,
M. H. A. Aziz,
N. Ahmad
Publication year - 2018
Publication title -
aip conference proceedings
Language(s) - English
Resource type - Conference proceedings
eISSN - 1551-7616
pISSN - 0094-243X
DOI - 10.1063/1.5080898
Subject(s) - multiplier (economics) , booth's multiplication algorithm , adder , arithmetic , mathematics , architecture , computer science , computer hardware , telecommunications , economics , macroeconomics , latency (audio) , art , visual arts

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom