z-logo
open-access-imgOpen Access
A systematic FPGA acceleration design for applications based on convolutional neural networks
Author(s) -
Hao Dong,
Li Jiang,
Tianjian Li,
Xiaoyao Liang
Publication year - 2018
Publication title -
aip conference proceedings
Language(s) - English
Resource type - Conference proceedings
SCImago Journal Rank - 0.177
H-Index - 75
eISSN - 1551-7616
pISSN - 0094-243X
DOI - 10.1063/1.5033781
Subject(s) - computer science , field programmable gate array , convolutional neural network , acceleration , pipeline (software) , hardware acceleration , path (computing) , frame rate , computer hardware , frame (networking) , real time computing , embedded system , computer engineering , artificial intelligence , telecommunications , physics , classical mechanics , programming language

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom