Implementation of multi - priority and variable - length DRRM scheduling algorithm based on FPGA
Author(s) -
Hui Xu,
Xue Sun,
Suzhi Cao,
Yueying Zhan
Publication year - 2017
Publication title -
aip conference proceedings
Language(s) - English
Resource type - Conference proceedings
eISSN - 1551-7616
pISSN - 0094-243X
DOI - 10.1063/1.5005272
Subject(s) - computer science , field programmable gate array , scheduling (production processes) , fair share scheduling , variable (mathematics) , earliest deadline first scheduling , algorithm , rate monotonic scheduling , distributed computing , parallel computing , embedded system , computer network , mathematical optimization , mathematics , quality of service , mathematical analysis
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom