Low-temperature formation of silicon nitride gate dielectrics by atomic-layer deposition
Author(s) -
Anri Nakajima,
Takashi Yoshimoto,
Toshirou Kidera,
Shin Yokoyama
Publication year - 2001
Publication title -
applied physics letters
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 1.182
H-Index - 442
eISSN - 1077-3118
pISSN - 0003-6951
DOI - 10.1063/1.1388026
Subject(s) - atomic layer deposition , materials science , silicon nitride , gate dielectric , optoelectronics , nitride , silicon , high κ dielectric , gate oxide , dielectric , leakage (economics) , tantalum nitride , thin film , substrate (aquarium) , equivalent oxide thickness , layer (electronics) , nanotechnology , electrical engineering , voltage , transistor , oceanography , engineering , geology , economics , macroeconomics
Thin (equivalent oxide thickness Teq of 2.4 nm) silicon nitride layers were deposited on Si substrates by an atomic-layer-deposition (ALD) technique at low temperatures (<550 °C). The interface state density at the ALD silicon nitride/Si-substrate interface was almost the same as that of the gate SiO2. No hysteresis was observed in the gate capacitance–gate voltage characteristics. The gate leakage current was the level comparable with that through SiO2 of the same Teq. The conduction mechanism of the leakage current was investigated and was found to be the direct tunneling. The ALD technique allows us to fabricate an extremely thin, very uniform silicon nitride layer with atomic-scale control for the near-future gate dielectrics.
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom