Sampling and controlling faster than the computational delay
Author(s) -
Dominic Buchstaller,
Eric C. Kerrigan,
George A. Constantinides
Publication year - 2012
Publication title -
iet control theory and applications
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 1.059
H-Index - 108
eISSN - 1751-8652
pISSN - 1751-8644
DOI - 10.1049/iet-cta.2010.0440
Subject(s) - sampling (signal processing) , computer science , signal (programming language) , sampling time , control theory (sociology) , computational complexity theory , control (management) , sampled data systems , algorithm , real time computing , control system , mathematics , statistics , artificial intelligence , telecommunications , engineering , detector , electrical engineering , programming language
For a sampled-data control system, the authors propose to choose the time between samples to be shorter than the computational delay involved in computing the control signal, an approach called as intra-delay sampling. It is shown that, utilising a parallel computing architecture, this is indeed feasible and that intra-delay sampling schemes yield better performance than their slower sampling counterparts.
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom