Interfacial Oxidized Gate Insulators for Low-Power Oxide Thin-Film Transistors
Author(s) -
In Hye Kang,
Sang Ho Hwang,
Young Jo Baek,
Seo Gwon Kim,
Ye Lin Han,
Min Su Kang,
Jae Geun Woo,
Jong Mo Lee,
Eun Seong Yu,
Byung Seong Bae
Publication year - 2021
Publication title -
acs omega
Language(s) - Uncategorized
Resource type - Journals
SCImago Journal Rank - 0.779
H-Index - 40
ISSN - 2470-1343
DOI - 10.1021/acsomega.0c04924
Subject(s) - thin film transistor , materials science , oxide , optoelectronics , gate oxide , gate dielectric , transistor , threshold voltage , electrical engineering , oxide thin film transistor , layer (electronics) , oxygen , dielectric , voltage , insulator (electricity) , nanotechnology , chemistry , metallurgy , engineering , organic chemistry
Low power consumption is essential for wearable and internet-of-things applications. An effective way of reducing power consumption is to reduce the operation voltage using a very thin and high-dielectric gate insulator. In an oxide thin-film transistor (TFT), the channel layer is an oxide material in which oxygen reacts with metal to form a thin insulator layer. The interfacial oxidation between the gate metal and In-Ga-Zn oxide (IGZO) was investigated with Al, Ti, and Mo. Positive bias was applied to the gate metal for enhanced oxygen diffusion since the migration of oxygen is an important factor in interfacial oxidation. Through interfacial oxidation, a top-gate oxide TFT was developed with low source-drain voltages below 0.5 V and a gate voltage swing less than 1 V, which provide low power consumption.
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom