Transparent Flash Memory Using Single Ta2O5 Layer for Both Charge-Trapping and Tunneling Dielectrics
Author(s) -
Mrinal K. Hota,
Fwzah H. Alshammari,
K. Saláma,
Husam N. Alshareef
Publication year - 2017
Publication title -
acs applied materials and interfaces
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 2.535
H-Index - 228
eISSN - 1944-8252
pISSN - 1944-8244
DOI - 10.1021/acsami.7b03078
Subject(s) - materials science , flash memory , quantum tunnelling , non volatile memory , flash (photography) , optoelectronics , dielectric , layer (electronics) , trapping , fabrication , charge trap flash , high κ dielectric , nanotechnology , logic gate , electrical engineering , computer science , optics , computer hardware , physics , nand gate , medicine , ecology , alternative medicine , pathology , biology , engineering
We report reproducible multibit transparent flash memory in which a single solution-derived Ta 2 O 5 layer is used simultaneously as a charge-trapping layer and a tunneling layer. This is different from conventional flash memory cells where two different dielectric layers are typically used. Under optimized programming/erasing operations, the memory device shows excellent programmable memory characteristics with a maximum memory window of ∼10.7 V. Moreover, the flash memory device shows a stable 2-bit memory performance and good reliability, including data retention for more than 10 4 s and endurance performance for more than 100 cycles. The use of a common charge-trapping and tunneling layer can simplify the fabrication of advanced flash memories.
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom