z-logo
open-access-imgOpen Access
Multi-Clock Latency-Insensitive Architecture and Wrapper Synthesis
Author(s) -
Ankur Agiwal,
Montek Singh
Publication year - 2006
Publication title -
electronic notes in theoretical computer science
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.242
H-Index - 60
ISSN - 1571-0661
DOI - 10.1016/j.entcs.2005.05.033
Subject(s) - handshake , computer science , latency (audio) , embedded system , architecture , automation , computer architecture , operating system , engineering , telecommunications , mechanical engineering , art , visual arts , overhead (engineering)

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom