z-logo
open-access-imgOpen Access
An Efficient Embedded Bitstream Parsing Processor for MPEG-4 Video Decoding System
Author(s) -
YungChi Chang,
Chao-Chih Huang,
Wei-Min Chao,
LiangGee Chen
Publication year - 2005
Publication title -
the journal of vlsi signal processing systems for signal image and video technology
Language(s) - English
Resource type - Journals
eISSN - 1573-109X
pISSN - 0922-5773
DOI - 10.1007/s11265-005-6649-0
Subject(s) - bitstream , computer science , parsing , decoding methods , computer hardware , mpeg 2 , real time computing , embedded system , artificial intelligence , algorithm
In this paper, the bitstream parsing analysis and an efficient and flexible bitstream parsing processor are presented. The bit-stream parsing analysis explores the critical part in bitstream parsing. Based on the result, the novel approaches to parse data partitioned bitstreams are presented. An efficient instruction set optimized for bitstream processing, especially for DCT coefficient decoding, is designed and the processor architecture can be programmed for various video standards. It has been integrated into an MPEG-4 video decoding system successfully and can achieve real time bitstream decoding with bitstream coded under 4CIF frame size with 30 fps, 8Mbps, which is the specification of MPEG-4 Advanced Simple Profile Level 5.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom