z-logo
open-access-imgOpen Access
Hardware Design of High Performance Arithmetic Unit with Processing of Complex Data for Multimedia Processor
Author(s) -
Byeong-Yoon Choi
Publication year - 2016
Publication title -
the journal of the korean institute of information and communication engineering
Language(s) - English
Resource type - Journals
eISSN - 2288-4165
pISSN - 2234-4772
DOI - 10.6109/jkiice.2016.20.1.123
Subject(s) - computer science , arithmetic , cmos , computer hardware , multiplication (music) , arithmetic logic unit , sign (mathematics) , saturation arithmetic , arbitrary precision arithmetic , mathematics , algorithm , electronic engineering , engineering , mathematical analysis , combinatorics

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom