Open AccessPower and Delay Estimation of universal and Exclusive gates using Static and Dynamic CMOS Design
Author(s) -
A Surya
Publication year - 2019
Publication title -
international journal of engineering and advanced technology
Language(s) - English
Resource type - Journals
ISSN - 2249-8958
DOI - 10.35940/ijeat.f8538.088619
Subject(s) - xnor gate , nand gate , nmos logic , nor gate , cmos , and or invert , logic gate , computer science , delay calculation , digital electronics , pass transistor logic , xor gate , electronic engineering , gate equivalent , nand logic , power (physics) , electronic circuit , nor logic , propagation delay , logic synthesis , transistor , algorithm , electrical engineering , engineering , logic family , physics , gate oxide , voltage , quantum mechanics
In this paper, designing the universal gate and exclusive gates using static, pseudo nmos and dynamic cmos design and calculate the power and delay by using microwind simulator. We can implement any Boolean functions as well as basic gate using universal gates NAND and NOR .exclusive gate XOR and XNOR are used for error detection and correction in digital communication circuits.
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom