z-logo
open-access-imgOpen Access
SPEED-POWER EXPLORATION OF 2-D INTELLIGENCE NETWORK-ON-CHIP FOR MULTI-CLOCK MULTI-MICROCONTROLLER ON 28NM FPGA (ZYNQ-7000) DESIGN
Author(s) -
Anoop Kumar Vishwakarma .
Publication year - 2014
Publication title -
international journal of research in engineering and technology
Language(s) - English
Resource type - Journals
eISSN - 2321-7308
pISSN - 2319-1163
DOI - 10.15623/ijret.2014.0309031
Subject(s) - field programmable gate array , microcontroller , embedded system , chip , computer science , power (physics) , computer hardware , computer architecture , physics , telecommunications , quantum mechanics

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom