English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Tools annual

Global: Zendy Free Plan

Global: Zendy Tools monthly

Global: Zendy Plus monthly

A high precision, low dead time, large dynamic range time-to-digital (TDC) architecture, suited to be implemented in Actel flash-based and anti-fuse FPGAs, is presented in this paper. A prototype board has been designed with such a TDC implemented in three different industrial grade FPGAs: an anti-fuse FPGA AX500, flash-based FPGAs APA600 and A3PE1500. Test results showed that a time resolution of 225 ps RMS with a 758 ps averaged bin size was obtained for APA600, while 127 ps RMS with 427 ps bin size for A3PE1500. For a TDC in AX500, a RMS of 37 ps with 75 ps bin size was obtained. Thermal tests suggested that the prototype TDCs operate well in a temperature range from <formula formulatype="inline"><tex Notation="TeX">$-21^{\circ}{\rm C}$</tex></formula> to <formula formulatype="inline"><tex Notation="TeX">$+71^{\circ}{\rm C}$</tex></formula> with a constant performance after applying a compensation mechanism utilizing the linear relation between TDC bin sizes and ambient temperature. The TDC structure can be directly migrated into space-qualified FPGAs and applied in space experiments.

Development of a High Resolution TDC for Implementation in Flash-Based and Anti-Fuse FPGAs for Aerospace Application