English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Plus monthly

Global: Zendy Tools annual

Global: Zendy Tools monthly

Global: Zendy Free Plan

The major building block of linear systems is the Phased Locked-Loop(PLL). Contrasting to analog PLL, the clock period profile of digital PLL (DPLL) is often segmented. Hence the phase and/or frequency tracking of traditional PLL’s may suffer from large jitter when Voltage Controlled Oscillator (VCO) operating point shifts from one clock period segment to another. To address this issue, a Low-Jitter CMOS Digital PLL for the generation of the clock in synchronous serial communication systems is presented in this paper. The design of the PLL will be implemented by considering important CMOS parameters like propagation delay, jitter performance, and power dissipation. Designing of digital PLL includes the design of a phase detector, LPF, Error amplifier, and VCO. The VLSI realization of digital PLL is implemented using the TANNER EDA software tool using a 0.18μm CMOS process.