English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Plus monthly

Global: Zendy Tools annual

Global: Zendy Tools monthly

Global: Zendy Free Plan

Quantum computers promise to solve computing problems that are currentlyintractable using traditional approaches. This can only be achieved if thenoise inevitably present in quantum computers can be efficiently managed atscale. A key component in this process is a classical decoder, which diagnosesthe errors occurring in the system. If the decoder does not operate fastenough, an exponential slowdown in the logical clock rate of the quantumcomputer occurs. Additionally, the decoder must be resource efficient to enablescaling to larger systems and potentially operate in cryogenic environments.Here we introduce the Collision Clustering decoder, which overcomes bothchallenges. We implement our decoder on both an FPGA and ASIC, the latterultimately being necessary for any cost-effective scalable solution. Wesimulate a logical memory experiment on large instances of the leading quantumerror correction scheme, the surface code, assuming a circuit-level noisemodel. The FPGA decoding frequency is above a megahertz, a stringentrequirement on decoders needed for e.g. superconducting quantum computers. Todecode an 881 qubit surface code it uses only $4.5\%$ of the available logicalcomputation elements. The ASIC decoding frequency is also above a megahertz ona 1057 qubit surface code, and occupies 0.06 mm$^2$ area and consumes 8 mW ofpower. Our decoder is optimised to be both highly performant and resourceefficient, while its implementation on hardware constitutes a viable path topractically realising fault-tolerant quantum computers.

A real-time, scalable, fast and highly resource efficient decoder for a quantum computer