English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Plus monthly

Global: Zendy Tools annual

Global: Zendy Tools monthly

Global: Zendy Free Plan

Reconfigurable intelligent surfaces (RIS) are capable of beneficiallyameliorating the propagation environment by appropriately controlling thepassive reflecting elements. To extend the coverage area, the concept ofsimultaneous transmitting and reflecting reconfigurable intelligent surfaces(STAR-RIS) has been proposed, yielding supporting 360^circ coverage userequipment (UE) located on both sides of the RIS. In this paper, wetheoretically formulate the ergodic sum-rate of the STAR-RIS assistednon-orthogonal multiple access (NOMA) uplink in the face of channel estimationerrors and hardware impairments (HWI). Specifically, the STAR-RIS phase shiftis configured based on the statistical channel state information (CSI),followed by linear minimum mean square error (LMMSE) channel estimation of theequivalent channel spanning from the UEs to the access point (AP). Afterwards,successive interference cancellation (SIC) is employed at the AP using theestimated instantaneous CSI, and we derive the theoretical ergodic sum-rateupper bound for both perfect and imperfect SIC decoding algorithm. Thetheoretical analysis and the simulation results show that both the channelestimation and the ergodic sum-rate have performance floor at high transmitpower region caused by transceiver hardware impairments.

Achievable Rate Analysis of the STAR-RIS Aided NOMA Uplink in the Face of Imperfect CSI and Hardware Impairments