English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Plus monthly

Global: Zendy Tools annual

Global: Zendy Tools monthly

Global: Zendy Free Plan

This paper presents a low hardware consumption, resolution-configurable,automatically calibrating Gray code oscillator time-to-digital converter (TDC)in Xilinx 16nm UltraScale+, 20nm UltraScale and 28nm Virtex-7field-programmable gate arrays (FPGAs). The proposed TDC has severalinnovations: 1) a sampling matrix to improve the resolution. 2) a virtual bincalibration method (VBCM) to realize resolution configuration and automaticcalibration. 3) a hardware implementation of the VBCM in standard FPGA devices.We implemented and evaluated a 16-channel TDC system in all three FPGAs. TheUltraScale+ version achieved the best resolution (least significant bit, LSB)of 20.97 ps with 0.09 LSB averaged peak-peak differential linearity (DNLpk-pk).The UltraScale and Virtex-7 versions achieved the best resolutions of 36.01 pswith 0.10 LSB averaged DNLpk-pk and 34.84 ps with 0.08 LSB averaged DNLpk-pk,respectively.

Low hardware consumption, resolution-configurable Gray code oscillator time-to-digital converters implemented in 16nm, 20nm and 28nm FPGAs