English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Tools annual

Global: Zendy Free Plan

Global: Zendy Tools monthly

Global: Zendy Plus monthly

This article describes general algorithm used to build a tester for combinational logic gate(s) inside a digital Integrated Circuit (IC). The challenges include how to handle different type of gate, variant number of input, and cascaded gates. Proposed solution is using common function for all types of digital IC by interpreting defined data abstraction for combinational logic gate(s) inside digital IC. This data abstraction is written in simple array of byte to present pin numbers and gates. The solution has been verified by simulation using ISIS Proteus and in real condition where the algorithm is implemented on AVR microcontroller ATmega32. The result show that the algorithm works successfully to test all types of combinational logic gates inside TTL IC and CMOS IC as well.

General Algorithm for Testing the Combinational Logic Gates inside Digital Integrated Circuits