z-logo
open-access-imgOpen Access
FPGA-based DVCPRO HD Decoder Implementation Using Impulse C
Author(s) -
Cichon Slawomir,
Gorgon Marek
Publication year - 2013
Publication title -
computer science
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.145
H-Index - 5
eISSN - 2300-7036
pISSN - 1508-2806
DOI - 10.7494/csci.2013.14.4.531
Subject(s) - computer science , field programmable gate array , coding (social sciences) , context adaptive binary arithmetic coding , lossy compression , computer hardware , coding tree unit , impulse (physics) , data compression , decoding methods , embedded system , computer engineering , algorithm , artificial intelligence , mathematics , statistics , quantum mechanics , physics

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom