z-logo
open-access-imgOpen Access
Performance Evaluation of Different Memory Components for FPGA based Embedded System Design for Video Processing Application
Author(s) -
Sanjay Singh,
Ravi Saini,
Anil Saini,
AS Mandal,
Chandra Shekhar,
Anil Vohra
Publication year - 2013
Publication title -
international journal of intelligent systems and applications
Language(s) - English
Resource type - Journals
eISSN - 2074-9058
pISSN - 2074-904X
DOI - 10.5815/ijisa.2013.12.10
Subject(s) - powerpc , computer science , field programmable gate array , embedded system , frame rate , video processing , implementation , frame (networking) , computer hardware , cluster analysis , image processing , fpga prototype , computer architecture , image (mathematics) , operating system , artificial intelligence , software , telecommunications , programming language
Advances in FPGA technology have dramatically increased the use of FPGAs for computer vision applications. Availability of on-chip processor (like PowerPC) made it possible to design embedded systems using FPGAs for video processing applications. The objective of this research is to evaluate the performance of different memory components available on FPGA boards for embedded/platform-based implementations of image/video processing applications. The clustering based change detection algorithm for Ubiquitous Multimedia Environment is selected for evaluating the effect of different memory components (DDR/BRAM) on performance of the system in terms of frame rate (frames per second)

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom