English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Tools annual

Global: Zendy Free Plan

Global: Zendy Tools monthly

Global: Zendy Plus monthly

In this contribution, the channel characteristic of the next\udgeneration DDR5-SDRAM architecture and possible approaches to\udovercome channel impairments are analysed.\ud  \udBecause modern enterprise server applications and networks demand\udhigher memory bandwidth, throughput and capacity, the DDR5-SDRAM\udspecification is currently under development as a follow-up of\udDDR4-SDRAM technology. In this specification, the data rate is\uddoubled to DDR5-6400 per IO as compared to the former DDR4-3200\udarchitecture, resulting in a total per DIMM data rate of up to 409.6 Gb s<sup>−1</sup>.\udThe single-ended multi-point-to-point CPU channel architecture in\udDDRX technology remains the same for DDR5 systems. At the specified\udtarget data rate, insertion loss, reflections, cross-talk as well as power supply\udnoise become more severe and have to be considered.\udUsing the data buffer receiver front-end of a load-reduced memory\udmodule, sophisticated equalisation\udtechniques can be applied to ensure target BER at the increased data rate.\ud  \udIn this work, the worst case CPU back-plane channel is analysed to\udderive requirements for receiver-side equalisation from the channel\udresponse characteristics. First, channel impairments such as\udinter-symbol-interference, reflections from the multi-point channel\udstructure, and crosstalk from neighboring lines are analysed in\uddetail. Based on these results, different correction methods for\udDDR5 data buffer front-ends are discussed. An architecture with\ud1-tap FFE in combination with a multi-tap DFE is proposed.\udSimulation of the architecture using a random input data stream\udis used to reveal the required DFE tap filter depth to effectively\udeliminate the dominant ISI and reflection based error components

Channel Analysis for a 6.4 Gb s<sup>−1</sup> DDR5 Data Buffer Receiver Front-End