English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Tools annual

Global: Zendy Free Plan

Global: Zendy Tools monthly

Global: Zendy Plus monthly

In present work two new designs for single bit full adders have been presented using three transistors XOR gates. Adder having twelve transistors shows power consumption of 1274µW with maximum output delay of 0.2049ns. Power consumption and maximum output delay shows variation [1274 - 141.77] µW & [0.2049 – 0.4167] ns with varying supply voltage from [3.3 - 1.8] V. Further, reverse body bias technique for power reduction has been applied to adder. Adder with reverse body bias shows power consumption variations of [1270 - 1067.60] µW with varying NMOS reverse bias from [0.0 to - 2.0] V. Delay of adder shows variations [0.2049 - 0.2316] ns with reverse bias variation [0.0 to 2.0] V. Simulations have been carried out at different supply voltage with increasing reverse biased applied to NMOS transistor and results shows improvements in power consumption of adder. A comparison with earlier reported circuits have been presented and proposed circuit’s shows less power dissipation.

Low Power CMOS Full Adder Design with 12 Transistors