English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Tools annual

Global: Zendy Free Plan

Global: Zendy Tools monthly

Global: Zendy Plus monthly

Software Defined Radio (SDR) technology enables wireless devices deployment with support to multiple interfaces in modulation formats and it has gained importance due to the current wireless standards proliferation. In order to activate these functionalities it is necessary to apply SDR inside a reconfigurable hardware such as the Field Programmable Gate Array (FPGA). In this study, design procedures developments are presented resulting in a Quadrature Phase Shift Keying (QPSK) modulator/demodulator based on a hardware architecture of the Xilinx FPGA Zynq family. Also in the modem’s conception it was employed the Xilinx Vivado-tool combined with Matlab, Simulink and development with ISE/EDK apparatuses. As for the reconfigurable hardware platform applied to this, it was utilized the ZedBoard along with the Analog Devices FMCCOMMS1 radio module. In addition, it is noteworthy to indicate that the entire software-hardware solution was initially carried out through a simulation that achieved the system scheme, including the hardware platform, before any hard implementation of the QPSK modem itself. The central goal in this investigation is to fully demonstrate how to construct a feasible radio system through software as close to the state of the art as possible.

Software Defined Radio Implementation of a QPSK Modulator/Demodulator in an Extensive Hardware Platform Based on FPGAs Xilinx ZYNQ