English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Tools annual

Global: Zendy Free Plan

Global: Zendy Tools monthly

Global: Zendy Plus monthly

—This paper shows an effective partitioning of static global row/column buses for tightly coupled 2D mesh-connected small processor arrays (“mesh”, for short). With additional O( n/m ( n/m + log m )) time slowdown, it enables the mesh of size m×m with static row/column buses to simulate the mesh of the larger size n×n with reconfigurable row/column buses ( m ≤ n ). This means that if a problem can be solved in O(T) time by the mesh of size n×n with reconfigurable buses, then the same problem can be solved in O ( T n/m ( n/m + log m )) time on the mesh of a smaller size m×m without a reconfigurable function. This time-cost is optimal when the relation n ≥ m log m holds (e.g., m = n 1-e for e > 0). Keywords —Processor Array, Dynamically Reconfigurable Bus, Statically Partitioned Bus, Scaling-Simulation, Polylogarithmic Time Simulation 1. I NTRODUCTION The mesh-connected processor array (“mesh”, for short) is one of fundamental parallel com-putational models. Its architecture is suitable for VLSI implementation and allows for a high degree of integration. However, the mesh has a crucial drawback in that its communication di-ameter is quite large due to the lack of a broadcasting mechanism. To overcome this problem, many researchers have considered adding broadcasting buses to the mesh [1-6]. Consider a linear processor array of

Effective Partitioning of Static Global Buses for Small Processor Arrays