English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Tools annual

Global: Zendy Free Plan

Global: Zendy Tools monthly

Global: Zendy Plus monthly

Software Defined Radio (SDR) is a technology thought to build flexible radio systems, multi-service, multi-standard, multi-band, reconfigurable and reprogrammable by software. The fundamental idea of SDR is to replace most of the analog signal processing in the transceivers with digital signal processing in order to provide the advantage of flexibility through reconfiguration. This will enable different air-interfaces to be implemented on a single generic hardware platform. The most computationally intensive part in the digital front end of an SDR receiver is the channelizer as it operates at the highest sampling rate. The channelizer extracts multiple channels (frequency bands) from the wideband input signal using a digital filter bank. Reconfigurable low complexity channelizer is a vital part in SDR receivers. This thesis addresses the problem of incorporating low complexity and reconfigurability into the channelizer architecture. Filter banks based on finite impulse response (FIR) filters are commonly employed in SDRs. Generally higher-order FIR filters are required in channelizers to meet the stringent adjacent channel attenuation specifications of wireless communication standards. Coefficient multiplications in such higher-order filters consume huge power and chip area. Apart from low complexity, reconfigurability of these filters and filter banks is important to support multi-standard operation of SDRs. In this thesis, five new methods are proposed for realizing reconfigurable low complexity channel filters and filter banks. The first method makes use of common subexpression elimination (CSE) algorithm to reduce the complexity of coefficient multiplication in FIR filter architectures. The goal of CSE is to identify multiple occurrences of identical bit patterns, called common subexpressions, that are present in the coefficients, and eliminate redundant subexpression multiplications to minimize the number of adders needed to realize the coefficient multipliers. Conventional CSE methods use canonical signed digit (CSD) xv ATTENTION: The Singapore Copyright Act applies to the use of this document. Nanyang Technological University Library

Reconfigurable low complexity digital filter banks for software radio receivers