English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Tools annual

Global: Zendy Free Plan

Global: Zendy Tools monthly

Global: Zendy Plus monthly

In this paper, an ultra low-voltage frequency divider for PLL (Phase Locked Loop) was designed using 0.13um CMOS process with 0.6V power supply. The frequency divider employs divide by 15/16 dual modulus prescaler based on phase switching, two programmable counters and the control module for prescaler. The operation frequency of this divider is from 0.8GHz to 2.2GHz. The power dissipation of the programmable frequency divider is only equal to 603uW. Additionally, a PMOS VCO oscillator from 1.51~1.70GHz was designed to cooperate with the programmable frequency divider which consumes 660uW from 0.6V supply voltage. Keywords—Frequency divider; Low-power; Low-voltage; Phase switching; 0.13um COMS

An Ultra Low-power Low-Voltage Programmable Frequency Divider for PLL Frequency Synthesizer