English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Tools annual

Global: Zendy Free Plan

Global: Zendy Tools monthly

Global: Zendy Plus monthly

. High speed digital to analog converter (DAC) are always used in signal processing system to accomplish the signal reconstruction, where the spurious free dynamic range (SFDR) of the system is especially important. The SFDR determines the ability of DAC and the system to distinguish the carrier signal from other spurs. By increasing the output impedance of the high speed DAC will help to lower the nonlinearity, thus improve the SFDR. This paper describes the technique which will reduce the nonlinearity by increasing the output impedance of the DAC, which can achieve 14 bit resolution and 1.2GSPS, and SFDR≥76dBc@FDAC=1.2GHz, FOUT=50MHz.

Improvement of Output Impedance Modulation Effect of High Speed DAC