English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Plus monthly

Global: Zendy Tools annual

Global: Zendy Tools monthly

Global: Zendy Free Plan

During fabrication of semiconductor devices, the stresses on a silicon substrate sometimes cause dislocations and worsen the electric characteristics of the device. Therefore, a dislocation-free fabrication process needs to be developed to improve reliability. In this paper, a process design method using stress singularity parameters (K and λ) is proposed. In order to prevent the dislocation generation, the process parameters, such as the device structure, materials and process temperatures, are set to keep the stress singularity parameters (K and λ) under the critical values of dislocation generation Kdc. These parameters are predicted using FEM method considering the internal stress of thin films. The process design was applied to a bipolar transistor and a MOS transistor and the experimental results agreed very well with the prediction. It was confirmed that this new process design method is effective in improving device reliabirity.

Fabrication Process Design of Dislocation-Free Semiconductor Devices by Using Stress Singularity Parameters.