English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Plus monthly

Global: Zendy Tools annual

Global: Zendy Tools monthly

Global: Zendy Free Plan

A 32-channel, 15 ps resolution, Kintex 7 FPGA-based data acquisition (DAQ) system for time-of-flight (TOF) and time-over-threshold (TOT) SiPM readout is demonstrated along with a comparison to previous works. Focusing on modern FPGA concerns such as clock skew and bin realignment, the implementation difficulties of FPGA-based TDCs are discussed including bubble error, zero length bins, inter-clock region nonlinearity, and chain overflow. Linearity of the TDC is improved by multichain averaging with comparison of 1, 2, and 4 chains pre and post-calibration. Measurement results of the proposed TDC include 11 ps mean bin size, a differential nonlinearity (DNL) of less than 4 ps, and an integral nonlinearity (INL) of less than 10 ps.

Highly-linear FPGA-based Data Acquisition System for Multi-channel SiPM Readout