English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Tools annual

Global: Zendy Free Plan

Global: Zendy Tools monthly

Global: Zendy Plus monthly

The CERN-RD50 collaboration has ongoing research to further develop monolithic High VoltageCMOS (HV-CMOS) sensors in a 150 nm process for future particle physics experiments. As a part of this research programme, a test chip (RD50-MPW2) that implements new methodologies for low leakage current and fast and low-noise readout circuitry has been designed and submitted for fabrication. This article presents the design details and simulation results of the 8 × 8 matrix of high-speed monolithic HV-CMOS pixels included in RD50-MPW2, in which two flavours of fast pixels are implemented: a conventional continuous-reset pixel and a switched-reset pixel with a novel asynchronous switched-reset scheme.

Development of RD50-MPW2: a high-speed monolithic HV-CMOS prototype chip within the CERN-RD50 collaboration