English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Tools annual

Global: Zendy Free Plan

Global: Zendy Tools monthly

Global: Zendy Plus monthly

The antiProton ANnihilation at DArmstadt (PANDA) is a new experiment under development, with fixed target layout. It exploits the antiproton beam that will be available at the Facility for Antiproton and Ion Research (Fair). The Micro Vertex Detector (MVD) is at few centimetres from the interaction point, and it is composed of 4 coaxial barrels, and 6 forward disks. Pixels were chosen for the internal layers to cope with the high event rate, while strips for the external ones to cover large areas. A 100 kGy TID and a 1 MeV equivalent neutron fluence of 10 n/cm is expected, in 10 years lifetime with a 50 % duty cycle. The front end electronics allows to acquire information as the position, time and energy of the incoming particle. The readout electronics for the pixel sensor is a custom project, called Topix, in a 130 nm CMOS technology. The size of the pixel is 100 × 100 μm and contains the analogue section with the amplifier, and the digital part with registers. There is a couple of 12 bit registers to store the leading and trailing edges, which define the TOT. Then there is an 8 bit configuration register for the pixel setting, as the local threshold, the masking and others controls. The device under test was a reduced scale prototype with 640 cell instead of 12.8 × 10 cell, as in the final ASIC. Due to the limited area, the registers are implemented with latches. They are protected against the Single Event Upset (SEU), by the Triple Modular Redundancy (TMR).

Test for the mitigation of the Single Event Upset for ASIC in 130 nm technology