English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Tools annual

Global: Zendy Free Plan

Global: Zendy Tools monthly

Global: Zendy Plus monthly

A new structure of Folding and Interpolating (F&I) ADC with reduced DNL/INL for low-resolution high-speed applications is presented, which resolves multiple-bits from linear region of each fold to decrease interpolating factor (FI) to two. It is analytically shown that by reducing FI to two, DNL/INL due to systematic mismatch of current-mode interpolators is decreased, and the inherent unsystematic DNL of F&I ADCs is almost eliminated. A 6-bit 960MS/sec ADC in 0.18um CMOS process with 1.8V supply voltage is designed based on this structure. Results show an SNDR of 31.5dB, power dissipation of 88mW, while DNL/INL is below 0.35/0.4LSB.

A New folding & interpolating ADC structure with reduced DNL/INL