English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Plus monthly

Global: Zendy Tools annual

Global: Zendy Tools monthly

Global: Zendy Free Plan

In this letter, a simple but effective sense-amplifier driving circuit using adaptive delay line is proposed to suppress a high current peak occurring in enabling sense amplifiers at a fast Process-VDD-Temperature (PVT) condition. And, this circuit also can improve a slow enabling time of sense amplifiers at a slow PVT corner. This new circuit is verified in recent 0.18-µm DRAM technology, where the variations in the sense-amplifier enabling time and peak current are suppressed from 72% to 1% and 240% to 28%, respectively, compared with the previous sequential sense-amplifier driving circuit.

Sense amplifier driving scheme with adaptive delay line for reducing peak current and driving time variations in deep-sub-micron DRAMs