English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Tools annual

Global: Zendy Free Plan

Global: Zendy Tools monthly

Global: Zendy Plus monthly

This paper presents a new anti-harmonic fractional-ratio multiplying delay-locked loop (FMDLL) based clock frequency multiplier for phase aligned on-chip clock generation. With the adoption of a new harmonic lock detector (HLD), the proposed FMDLL solves the harmonic lock problem in conventional MDLLs. The proposed FMDLL is capable of multiplying the input clock with fractional ratio (= N/M), unlike the traditional MDLL which can only multiply with integer ratio (= N). With the new FMDLL, it is possible to quickly change the output frequency or the multiplication factors during operation without a reset. Fabricated in a 65-nm CMOS process, the harmonic-free FMDLL occupies an active area of 0.013mm2, operates from 2GHz to 4GHz with programmable ratios of N/M, where N = 4, 5, 8, 10 and M = 1, 2, 3. At 4GHz with N/M = 10/1, the measured p-p output clock jitter and RMS jitter are 25.6 ps and 2.62 ps, respectively. The proposed FMDLL consumes 7.16mW at 4GHz.

An anti-harmonic MDLL for phase-aligned on-chip clock multiplication