English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Tools annual

Global: Zendy Free Plan

Global: Zendy Tools monthly

Global: Zendy Plus monthly

This paper presents a flipped voltage follower low dropout regulation with dual-feedback loops (DF-FVF LDR). Compared to other FVF LDRs, the multiple functions of error amplifier in DF-FVF LDR contribute to better regulation capability. The dominant pole is set by a small Miller capacitor leading to stable frequency response. Adaptive bias is further adopted to expand the bandwidth as well. Simulation was performed with 0.35 μm CMOS process and the results show that the gain for the shunt feedback loop is boosted greatly. Load and line regulations are reduced to 5.6 μV/mA and 1.4mV/V. PSRR is maintained −54 dB at 1 kHz and −24 dB at 100 kHz. When the load current varies between 1mA and 100mA within edge time of 1 μs, undershoot and overshoot voltage are 110mA and 89mA, and the settling time is only 1.5 μs.

Capacitor-less LDR based on flipped voltage follower with dual-feedback loops