English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Tools annual

Global: Zendy Free Plan

Global: Zendy Tools monthly

Global: Zendy Plus monthly

A K-band four-element beamforming system-on-chip (SOC) is presented. In the SOC, the attenuators and the phase shifters, designed in the reflection topology, are realized by two types of the on-chip synthetic transmission lines. The cascode amplifier, as the first stage in the receiving path, provides a gain of 20 dB to compensate all the losses of the passive components, and use dual feedback loops to minimize the group delay variation. The SOC prototype is fabricated by using 0.13 μm CMOS technology, and characterized through the on-wafer measurements. The measured input and output return loss are less than −9.8 and −14.8 dB in the 50Ω system. The total receiving gain and the noise figure are 5.9 dB and 7.5 dB, respectively. The prototype can continuously make 360° phase shifting with root-mean-square (RMS) errors less than 1.5° and 0.6 dB. The measured group-delay is 249.8 pico-second (ps) with a variation of 222.8 ps from 22 to 26GHz. The input P1dB and IIP3 are −19.8 dBm and −8.3 dBm at 24GHz. The channel-to-channel isolation is higher than 31.6 dB in a chip area of 0.00632 λ0 at 24GHz.

K-band 100.8 mW beamforming SOC with 249.8 ± 22.8 pico-second group-delay in 0.13 µm CMOS