English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Tools annual

Global: Zendy Free Plan

Global: Zendy Tools monthly

Global: Zendy Plus monthly

This paper presents a new adaptable three-moduli set, f2n+k, 2n − 1, 2n−1 − 1g. It has three advantages for designing residue number system (RNS)-based digital signal processor (DSP) systems. First, it does not include a (2n + 1)-type modulo, thus providing a high-speed and low-cost system design. Second, three parallel DSP module channels achieve more efficient delay-balancing, thereby enhancing the system operation speed. Third, the set possesses an adaptable 2n+k modulo for avoiding over-ratio problems and reducing the system hardware overheads. Through the implementation of a mixed-radix conversion concept, an efficient converter was derived for the proposed adaptable moduli set. For system evaluation and comparison, the proposed adaptable and related moduli sets were used to implement a 16-tap RNS-based finite impulse response module that contains a forward converter, FIR module, and reverse converter. Based on TSMC 90-nm CMOS process technology, all implementations were synthesized to obtain layout results for a performance comparison. The design derived using the proposed moduli set achieved a 12%–46% AD2 (area × delay2) saving compared with those derived using other moduli sets or binary number systems.

ieice electronics express

New adaptable three-moduli set {2&lt;i&gt;&lt;sup&gt;n&lt;/sup&gt;&lt;/i&gt;&lt;sup&gt;+&lt;/sup&gt;&lt;i&gt;&lt;sup&gt;k&lt;/sup&gt;&lt;/i&gt;, 2&lt;i&gt;&lt;sup&gt;n&lt;/sup&gt;&lt;/i&gt; − 1, 2&lt;i&gt;&lt;sup&gt;n&lt;/sup&gt;&lt;/i&gt;&lt;sup&gt;−1&lt;/sup&gt; − 1} for residue number system-based finite impulse response implementation