AI Assistant
Blog
Pricing
Log In
Sign Up
A full-pipelined 2-D IDCT/IDST VLSI architecture with adaptive block-size for HEVC standard
Details
Cite
Export
Add to List
The content you want is available to Zendy users.
Already have an account? Click
here.
to sign in.
