English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Tools annual

Global: Zendy Free Plan

Global: Zendy Tools monthly

Global: Zendy Plus monthly

In this paper we provide experimental evidence that digital VLSI circuit designs using an earlier proposed DFT method called  segmented scan  may be testable using fewer tests than needed for unsegmented scan versions of the same designs. Results on ISCAS 89 benchmark circuits show that the test set sizes for detecting stuck-at faults in segmented scan designs may be lower than the lower bounds on test set sizes for unsegmented scan versions. Thus, segmented scan design may be a way to achieve minimal test set sizes for digital VLSI circuits.

On achieving minimal size test sets for scan designs