English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Tools annual

Global: Zendy Free Plan

Global: Zendy Tools monthly

Global: Zendy Plus monthly

The active safety systems used in automotive field are largely exploiting lane detection technique for warning the vehicle drivers to correct any unintended road departure and to reach fully autonomous vehicles. Due to its ability, to be programmed, to perform complex mathematical functions and its characterization of high speed processing, Field Programmable Gate Array (FPGA) could cope with the requirement of lane detection implementation and application. In the present work, lane detection is implemented using FPGA for day vision. This necessitates utilization of image processing techniques like filtering, edge detection and thresholding. The lane detection is performed by firstly capturing the image from a video camera and converted to gray scale. Then, a noise filtering process for gray image is performed using Gaussian and average filter. Methods from first and second order edge detection techniques have been selected for the purpose of lane edge detection. The effect of manually changing the threshold level on image enhancement has been examined. The results showed that raising threshold level would better enhance the image. The type of FPGA device used in the present work is Altera DE2. Firstly, the version DE2 Cyclone II start with (11-xxxx) together with Genx camera has been used. This camera supports both formats NTSC and PAL, while the above version of FPGA backups only NTSC format. The software of lane detection is designed and coded using Verilog language.

Lane detection system for day vision using altera DE2