English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Tools annual

Global: Zendy Free Plan

Global: Zendy Tools monthly

Global: Zendy Plus monthly

0.8 micron, 3-metal BiCMOS got 40 MHz; the shrink and some rework I guess is getting 60 MHz (are there any system products announced with that?) One should also realize that SuperSPARC was an investment in developing the expertise , tools, and diagnostics for designing a highly complex superscalar CPU. It would be a mistake to assume that it was a waste of time and won't serve as a basis f or future projects and isn't worth studying. Needless to say, I neither said that nor would I assume it. (Some of us study every new chip quite carefully :-). My observations were that saying "best work/cycle" was pretty confusing, in that there were plenty of half-cycle things going on, and those half-cycle things were needed to get the performance. (I pointed out the ALU business because it was the most obviously documented , and clearly not dismissable as a design screwup that would get fixed.) It may well be, that if we want to argue about efficiency, we need to go to something like "(performance)/(inverter delay)", although even that has a lot of problems. [Dis-cussion topic: what should the denominator be?] However, trying to use the quoted clock rates has become useless, given the big differences in cycle times that people are getting from similar fundamental technology. Does your engineering department have any better control over your marketing and sales department than anyone else? High frequency effects in electronics are not new. However, only recently has mainstream digital design reached the speeds where these effects require attention. This book offers little new information. Instead, it excels at bringing the important considerations together and presenting them to a practicing engineer. In addition, a number of measurement techniques are described for characterizing components and circuits at high-frequency. This is a book about signal integrity. In digital design we abstract away voltages and complex waveforms, leaving zeros, ones, and delays. Unfortunately, as clock speeds increase, analog effects rear their ugly heads requiring careful attention to preserve signal integrity. These effects show up in signal and power supply noise, crosstalk, clock jit-ter, and reduced performance. While each chapter has useful information, I found four chapters to be most relevant. These covered high-speed measurements, transmission-line phenomena, board via in-ductance, and power bypassing. The four chapters provided solid reference material while I worked through some high-speed design problems. The other chapters cover basic effects of …

Book Review: High-Speed Digital Design: A Handbook of Black Magic by Howard W. Johnson and Martin Graham