z-logo
open-access-imgOpen Access
A Novel STT-RAM-Based Hybrid Cache for Intermittently Powered Processors in IoT Devices
Author(s) -
Mimi Xie,
Pan Chen,
Youtao Zhang,
Jingtong Hu,
Yongpan Liu,
Chun Jason Xue
Publication year - 2018
Publication title -
ieee micro
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.649
H-Index - 94
eISSN - 1937-4143
pISSN - 0272-1732
DOI - 10.1109/mm.2018.2890257
Subject(s) - computer science , cache , static random access memory , cache pollution , cache coloring , cache algorithms , page cache , embedded system , non volatile memory , smart cache , bus sniffing , cpu cache , overhead (engineering) , cache invalidation , parallel computing , computer hardware , operating system
Emerging nonmemory technologies have been widely employed in intermittently powered the Internet of Things (IoT) devices to bridge program execution across different power cycles. Together with register contents, the cache contents will be checkpointed to nonvolatile memory upon power outages. While pure nonvolatile memory-based cache is an intuitive option, it suffers from inferior performance du...

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom