English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Plus monthly

Global: Zendy Tools annual

Global: Zendy Tools monthly

Global: Zendy Free Plan

Complementary FET (CFET), a transistor architecture to stack pFET-on-nFET or vice versa, is a promising option to reduce the footprint of the logic gates further. The footprint shrinkage over planar logic design inevitably aggregates routing congestion and parasitic RC in the front-end design stages. In this work, we propose the adaptation of double-cell-height design, expanding the transistors of logic gates in two rows instead of only single row connected through top metal layers. Our design effectively reduces the routing congestion and minimizes the increased routing complexity of CFET. Shorter interconnect length and lowered RC delay of NAND cells family are validated through TCAD simulation. Output capacitance is reduced significantly, and the unloaded delay time of the proposed double-cell-height NAND cell can be reduced compared to the traditional single-cell-height design.

A Complementary FET (CFET)-Based NAND Design to Reduce RC Delay